Figure 4 Local clock gating involves the use of an enable signal to gate the clock instead of multiplexing the data (a). Global clock gating reduces dynamic power by preventing the clock from transitioning when an enable is false (b).