This Design Idea stems from the limited availability of IC voltage regulators that can meet key USB-power specs, coupled with the need for turn-on sequencing and rise-time control at each output. As always, for PC-related designs, minimum cost is a primary motivation. USB specs require all loads to limit inrush current to less than 100 mA plus 50 µC of charge when powered on. If permission is granted to increase the load to 500 mA, inrush limiting may be required again to prevent excursions over the 500-mA limit. The other troublesome USB-power requirement is the “suspend” current maximum of 500 µA, of which you may use only 250 µA; a termination resistor requires the rest. Suspend requires the load to power down but keep alive just enough to listen for permission to power up again. So, the sum of the regulators’ operating currents plus load current must be less than 250 µA. The dual-regulator circuit meets the USB spec and powers an ASIC that requires a core voltage of 1.8V and I/O voltage of 3.3V to rise with a controlled sequence and slew rate (Figure 1).

Specifically, the core and I/O voltages track within 0.5V until the core voltage reaches 1.8V. The controlled slew rate limits inrush current to less than 100 mA. Two micropower linear regulators use a very-low-power bandgap voltage reference and a dual op amp. The dual op amp must draw low power, have inputs active to ground, provide rail-to-rail drive, and not reverse polarity as you apply power. Each op amp has an npn transistor buffering its output to provide greater than 100 mA. The regulator loops are stable with these components and

![Figure 1](image1)

**Figure 1**

This circuit meets USB specs for controlled power-up sequence and slew rate.

![Figure 2](image2)

**Figure 2**

This configuration boosts the output current of Figure 1’s circuit to more than 200 mA.
Simple current limiting accrues from a resistor in series with each 2N3904 collector lead. A 200-kΩ resistor that connects to the 10-nF bypass capacitor at the voltage reference controls the 1.8V power-up rise time. The resulting rise time is approximately \( t_{\text{RISE}} \approx 20 \, \mu\text{F} \times 1.235\,\text{V}/10 \, \text{nF} = 2.5 \, \text{msec} \). The 3.3V supply follows the 1.8V supply, according to the 10-msec time constant of its 100-kΩ, 100-nF input filter. A small Schottky diode connected between 1.8V and 3.3V guarantees the 3.3V to be within 0.5V of the 1.8V during start-up. Inrush current of approximately 38 mA is \( I_{\text{INRUSH}} = I_{\text{LOAD}}(\text{dV}/\text{dt}) \), where \( I_{\text{LOAD}} \) is the total load capacitance, \( \text{dV} = 1.8\,\text{V} \), and \( \text{dt} = t_{\text{RISE}} \). The total operating quiescent current of this dual regulator measures just 56 \( \mu\text{A} \), and the worst-case maximum spec for the circuit in Figure 1 is 64 \( \mu\text{A} \). This figure leaves 194 \( \mu\text{A} \) available for the load during suspend mode.

Figure 1 is a scalable one-of-N latch that has the advantages of no clock and no capacitors, and it has an intrin- 

cirCuits that latch one-of-N switches usually use a digital approach. Such circuits are often useful in human-inter-
face situations, such as audio-mixing consoles, video-feed selection, or current-loop-control redundancy systems. In high-precision analog systems, such as high-fidelity audio or video, elimination of clocking circuits, whenever possible, reduces the chances of coupling noise back into the signals of interest. The circuit in Figure 1 is a scalable one-of-N latch that has the advantages of no clock and no capacitors, and it has an intrin- 

values. Simple current limiting accrues from a resistor in series with each 2N3904 collector lead.

A 200-kΩ resistor that connects to the 10-nF bypass capacitor at the voltage reference controls the 1.8V power-up rise time. The resulting rise time is approximately \( t_{\text{RISE}} \approx 20 \, \mu\text{F} \times 1.235\,\text{V}/10 \, \text{nF} = 2.5 \, \text{msec} \). The 3.3V supply follows the 1.8V supply, according to the 10-msec time constant of its 100-kΩ, 100-nF input filter. A small Schottky diode connected between 1.8V and 3.3V guarantees the 3.3V to be within 0.5V of the 1.8V during start-up. Inrush current of approximately 38 mA is \( I_{\text{INRUSH}} = I_{\text{LOAD}}(\text{dV}/\text{dt}) \), where \( I_{\text{LOAD}} \) is the total load capacitance, \( \text{dV} = 1.8\,\text{V} \), and \( \text{dt} = t_{\text{RISE}} \). The total operating quiescent current of this dual regulator measures just 56 \( \mu\text{A} \), and the worst-case maximum spec for the circuit in Figure 1 is 64 \( \mu\text{A} \). This figure leaves 194 \( \mu\text{A} \) available for the load during suspend mode. Figure 1’s application requires regulator current of less than 150 mA from each output. You can easily modify the circuit to provide more than 200 mA per channel by substituting a 2N4401 for the 2N3904 and adding active current limit with a 2N3906 (Figure 2).

Many USB-powered supplies also require a 5V output. The circuit of Figure 3 provides precise inrush limiting for 5V and a signal to enable other supplies or loads. The portion of the circuit in broken lines limits inrush current to less than 100 mA at power-on. The 51.1Ω resistor charges the 5V load capacitance to approximately 4.5V, and the 2N3906 then releases the PFET’s gate, allowing it to short-circuit the resistor. Finally, the 2N3904 turns off, enabling the linear regulators to start. This inrush circuit precisely limits peak inrush current independently of capacitive load. Use of a large load capacitance prevents load-current spikes from reaching the USB input line.

Robert Most, Dow Corning Sc&T Electronics, Midland, MI

Scalable latch requires no capacitors or clock

For USB applications requiring 5V, this circuit provides precise inrush limiting.
The operating principle of this circuit is based on current steering. A current sink comprising an n-channel JFET, the BF256C, provides approximately 5-mA current draw, which is approximately the hold current of any one of the small-signal SCRs (silicon-controlled rectifiers). When you select a channel by momentarily depressing the corresponding switch, the associated SCR turns on, lighting the LED connected to its cathode and providing a logic one on the CHANx line. The SCR automatically latches the selected line until you depress another channel switch. When you actuate any other channel switch, the corresponding SCR latches, releasing the previous channel. This latch behavior is the result of the inability of the current sink to draw enough current to sustain more than one SCR at a time.

The circuit needs blocking diodes to isolate the cathodes of the SCRs. If you use an LED, as in Figure 1, it also doubles as an “active-channel” indicator. You can use the CHANx line to select an analog switch, a mechanical relay, or another device. Scalability is straightforward: Additional channel sections require only the momentary switch, a 1.5-kΩ resistor, an SCR, and a diode. Because this method uses a current-based scheme, the use of long lines is not an issue. Channel sections can be across control rooms. Upon initial power-up, all channels are in the off-state. In addition, Figure 1 shows an optional reset-all pushbutton. Depressing the reset-all switch steers the entire current sink’s capacity through this switch, thus delatching any SCR that was active.

You can substitute other n-channel JFETs, but you must accordingly scale the drain current of the chosen JFET by varying the value of R1. You can easily modify this circuit to allow more than one SCR to be active at a given time. For a multiple-active-channel system, you must set the current level to activate only the number of SCRs desired and no more. For example, a system with two active channels would require a current level of 8 to 10 mA in the current sink. Figure 2 shows a possible alternative current sink, replacing the JFET and R1, for this arrangement. If you use indicating LEDs in a multiple-channel arrangement, you should take proper precautions with maximum LED current.

---

Phone-line-voltage monitor meets FCC specs

Brad Peeters, Theta Engineering, Costa Mesa, CA

When you design equipment that interfaces to a phone line, it is often desirable to be able to monitor the dc voltage on the line. This ability can be useful, for example, to determine whether a line is in use before attempting to go off-hook and possibly interrupting somebody’s phone call. FCC regulations place strict limits on the amount of leakage current an on-hook device can draw from a phone line. The specifications work out to approximately the equivalent of 5 MΩ as the minimum leakage resistance. So, you have the challenge of monitoring the line voltage without exceeding the regulatory limits and also maintaining the galvanic isolation required between the phone line and your equipment. The circuit in Figure 1 shows a method of meeting this challenge with 100% margin. In other

(continued on pg 76)
words, it presents approximately 10-MΩ leakage resistance across the line.

The basic relaxation oscillator has the LED of an optoisolator in the discharge path of the main capacitor. It delivers a pulse train, the frequency of which varies with the voltage on the phone line. By measuring the period between pulses, the equipment’s microcontroller can easily determine the approximate line voltage. C₁ is the timing capacitor. It should be a film-type capacitor rather than ceramic for good results. It slowly charges through R₁, a 10-MΩ resistor. When the voltage across C₁ reaches approximately 3V, the remainder of the circuit turns on, causing C₁ to rapidly discharge through R₄ and the optoisolator’s LED. This action causes the optoisolator’s output transistor to briefly turn on, creating a low-going pulse approximately 200 μsec wide (the signal labeled LINEV). This width is sufficient for even a slow microcontroller to capture an interrupt. When C₁ discharges to approximately 1.5V, the circuit turns off, and the cycle repeats.

Q₂ and Q₃ form an SCR (silicon-controlled-rectifier)-like regenerative pair. D₂ and Q₂ function basically as a current mirror. Normally, you construct a current mirror using two or more identical transistors. By using a 1N4148 diode rather than another 2N3906, you reduce the gain of the current mirror to well below unity. The 1N4148 functions as though it has many times the base-emitter diode area of the 2N3906. Reducing the gain in this fashion helps the regenerative pair to turn off at the appropriate point, keeping the oscillator from “sticking” on. Q₁ and the diode-resistor network driving its base function as the trigger circuit. When the voltage across C₁ gets high enough, Q₁ starts to turn on and inject current into Q₃. Once Q₃ starts to turn on, regeneration kicks in, and Q₁ and Q₃ turn on hard and stay turned on until the capacitor discharges sufficiently. C₂ provides additional positive feedback through Q₁; it im-

proves the operating characteristics of the circuit.

This circuit assumes that Tip and Ring have protection against polarity reversal such that Tip is always more positive. The circuit of Figure 2 works with either polarity and reports the polarity of the line to the host microcontroller. This circuit is suitable when you need to know not only the magnitude, but also the polarity of the line voltage. As you can see, it has two outputs, one for each polarity. Q₄ and Q₅ are low-threshold n-channel MOSFETs, connected in such a way as to always connect the bottom rail of the relaxation circuit to the most negative side of the timing capacitor. The positive rail of the relaxation circuit connects to the most positive side of the timing capacitor using diode isolation, taking advantage of the fact that the optoisolator LEDs are diodes.

Figure 3 shows a plot of the frequency-versus-voltage response of the circuit of Figure 2. It shows the
spread across a sampling of five units for both polarities of line voltage. Generally, the responses for the positive and negative voltages in a given unit are so close that the plot lines overlay each other. The unit-to-unit variations are larger and in production are mostly attributable to variations in $C_1$. Although not highly precise, the circuit is more than adequate for distinguishing between on-hook (typically, greater than 18V) and off-hook (typically, less than 12V) conditions. You can also use it to detect the small voltage changes that might be of interest in detecting barging in—when another device on the line goes off-hook while this device is using the line.

**Instrumentation amp has differential outputs**

Moshe Gerstenhaber and Stephen Lee, Analog Devices, Wilmington, MA

State-of-the-art ADCs accept differential inputs, allowing you to differentially implement the entire signal path from sensor to converter. This structure provides significant performance advantages, because differential signals increase the dynamic range, reduce hum, and eliminate ground noise. Figures 1a and 1b show two common differential-output instrumentation-amplifier circuits. The first provides unity gain, and the second implements a gain of two. Both circuits, however, suffer from increased noise, offset error, offset drift, gain error, and gain drift as compared with an instrumentation amplifier with a single-ended output. Figure 2 shows a differential-output instrumentation amplifier that has none of these deficiencies. The design exploits the fact that the output of an instrumentation amplifier is the difference between the output pin, $V_{OUT}$, and the reference pin, $V_{REF}$. This application adds an inverter with a gain of $-1$ between the two pins.

With an input voltage, $V$, the output voltage ($V_{OUT} - V_{REF}$) must also be equal to $V$. The reference pin's voltage is opposite in polarity to the output pin's voltage. Therefore, the output must produce $V_{OUT} = V_{IN}/2$ and $V_{REF} = -V_{IN}/2$ to satisfy $(V_{OUT} - V_{REF}) = V$. Applying a 2.5V signal to the noninverting terminal of the op amp sets the common-mode output level. The op amp establishes 2.5V at Node B. Accordingly, if you apply 1V to the input, 3V appears at Node A, and 2V appears at Node C. Thus, the output is 0.5V higher than and 0.5V lower than 2.5V. Errors from $V_{OUT} - V_{REF}$ are a function only of the instrumentation amplifier. Errors such as offset, noise, and gain error that stem from the op amp are minimized.
A 2V p-p, 1-kHz input signal (top), and 1V p-p differential-output signals (bottom) have an output common-mode voltage of 2.5V.

The spectral analysis of the differential-output signal shows that input to the instrumentation amplifier is 2V p-p, 1 kHz.

from the inverter amplifier and resistors equally affect both outputs. Thus, they contribute only to the common-mode output, which the ADC rejects. The top waveform in a performance photo shows the 2V p-p, 1-kHz input (Figure 3). The two outputs appear at the bottom. The output common-mode voltage is 2.5V.

Another performance photo shows the spectral density of the differential output (Figure 4).