A t its invention roughly two decades ago, STM (scanning tunneling microscopy) created a sensation because it was the first technology to make atomic-scale-resolution imaging a routine procedure. An essential requirement for the practical application of STM is some means for the reproducible fabrication of supersharp, atomic-scale needle tips. One way to make the tips is to etch them from short pieces of platinum wire in a calcium-chloride electrolyte bath. Applying an ac voltage between the electrolyte and the wire generates a chemical reaction accompanied by vigorous fizzing at the surface of the liquid. This reaction etches the platinum, causing the wire to neck down and eventually break into two pieces. If the etching current turns off within milliseconds of the wire’s breaking, then the point of separation remains supershar p. This sharp point is suitable for use as a high-quality STM tip. Swift interruption of the current, however, is essential to tip sharpness, because only a few milliseconds of overetch suffice to dull and ruin the tip. The circuit in Figure 1 achieves precision etch-termination by using relay-actuated etch turn-off based on the sudden drop in etch current that occurs when the wire parts. Precision sensing and full-wave rectification of the etch current is critical to circuit operation; the circuit achieves this precision by using an unusual differential-input rectifier.

Precision, full-wave rectification of low-level ac signals to a dc format is a common signal-processing function; many classic rectifier topologies accom-

![Figure 1](image)

This etch-control circuit produces supershar p microneedles by terminating the etching process at precisely the right time.

Circuit controls microneedle etching

Stephen Woodward, Marine Sciences, Chapel Hill, NC

Circuit controls microneedle etching...................................... 87
Circuit removes relay-contact bounce .................................... 88
Log-ratio amplifier has six-decade dynamic range ..................... 90
VCXO makes inexpensive dual-clock reference ......................... 92

Publish your Design Idea in EDN. See the What’s Up section at www.edn.com.
Circuit removes relay-contact bounce

John Guy, Maxim Integrated Products, Sunnyvale, CA

Advances in semiconductor technology have allowed ICs to replace many mechanical relays, but relays still dominate in high-current circuits that must stand off high voltages of arbitrary polarity. Contact bounce in those relays, however, can prove troublesome to downstream circuitry. One approach to contact bounce combines a relay with a hot-swap controller. Such controllers are increasingly popular as the means for switching system components without shutting down the system power. In Figure 1, a relay contact replaces the pin of a mechanical connector. The drive circuit drives the relay closed, and that relay closure connects the input of the hot-swap circuitry to the power supply: 28V, in this case. The hot-swap controller, IC1, keeps the p-channel MOSFET, Q1, off for a minimum of 150 msec after the input supply reaches a valid level. That delay allows ample time for contact bounce in the relay to subside. After the 150-msec delay, IC1 drives the MOSFET gate such that the output voltage slews at 9V/msec. This controlled ramp rate minimizes the inrush current, thereby reducing stress on the power supply, the relay, and capacitors downstream from the hot-swap controller.

An example of relay contact bounce shows three bounces with an inrush-current peak of almost 30A (Figure 2). The top trace is output voltage at 10V/division, the lower trace is input current at 5A/division, and the output load is 54Ohm in parallel with 100uF. Use of the Figure 1 circuit under these conditions yields a better picture (Figure 3). The delayed rise in output voltage is clearly visible, with no hiccups arising from contact bounce. The input current shows much less variation, peaking under 1.5A before settling to a steady-state value of 500 mA.

Figure 1

A hot-swap controller IC and external MOSFET removes contact bounce from relay K1.

Figure 2

The mechanical relay, K1, by itself exhibits contact bounce on closure as shown.

Figure 3

The Figure 1 circuit removes relay-contact bounce and reduces inrush current.
You need optical-power monitoring to guarantee overall system performance in fiber-optic communication systems. Logarithmic-signal processing can maintain precise measurements over a wide dynamic range. The wide-dynamic-range signal undergoes compression, and the use of a lower resolution measurement system then saves cost. As an example of this technique, consider a photodiode with responsivity of 0.5A/W that converts light energy to a current of 100 nA to 1 mA. With a four-decade dynamic range and 1% error, the required measurement resolution is $0.01 \times 10^{-4}$, or 1 ppm. This measurement requires a 20-bit ADC. Instead, you can compress this input to a 0 to 4V range using a log-ratio amplifier and then use a 10-bit ADC, substantially reducing the system cost.

Programming the reference current allows shifting the output voltage to the desired level. You can customize and use the circuit in Figure 1 in applications involving unusual combinations of dynamic range; input signal, such as voltage or current; polarity; and scaling; or operations such as log products and ratios. Log-ratio amplifiers find applications in wide-dynamic-range ratiometric measurements, which measure an unknown signal against a variable-current reference. The transfer function of the circuit in Figure 1 is:

$$V_{OUT} = K \times \log_{10} \left( \frac{I_{IN}}{I_{REF}} \right);$$

where $K$ is the output scale factor, $I_{IN}$ is the current that the photodiode generates, $V_T$ is a temperature-dependent term (typically, 26 mV at 25°C and proportional to absolute temperature), and $I_{REF}$ is the reference current. $V_{OUT} = 0$ when $I_{IN} = I_{REF}$. For proper operation, $I_{IN}/I_{REF}$ should always be greater than 0. The output of the log-ratio circuit can be positive, negative, or bipolar, depending on the ratio of $I_{IN}/I_{REF}$. The 4V full-scale input range of the ADC sets the 4-mA full-scale input-current range. Programming $I_{REF}$ to a value of 40 to 600 µA places the output in the middle of the measurement range.

The components give an output-scale factor of $-1$. This circuit has an output defined over a range of 4.5 decades of signal current, $I_{IN}$, and 1.5 decades of reference current, $I_{REF}$, limited by the load-driving capability of the reference for a total six-decade range. For most applications, you would use only a portion of the entire six-decade range. By determining the range of the expected input signals and computing their ratios, you can use the equations to predict the expected output-voltage range. You can assign $I_{REF}$ and $I_{IN}$ to match device performance to the current range, but you should observe polarity.

A log amplifier generally depends on the nonlinear transfer function of a transistor. The general transfer function of a log amplifier is related to $I_T$ and $V_T$, which both depend on temperature. $I_T$ is the
VCXO makes inexpensive dual-clock reference

Said Jackson, Equator Technologies Inc, Campbell, CA

This Design Idea describes an inexpensive circuit to generate two extremely high-quality, crystal-clock-reference-signals, one of which is a PWM-controlled VCXO (voltage-controlled crystal oscillator) clock signal (Figure 1). The design also includes circuitry to statically switch and hold the VCXO at its nominal fixed frequency of operation (equivalent to 50% PWM) without requiring any external PWM stimulus. Most digital audio/video microprocessor-based systems today require several independent clocks with low jitter and the potential adjustability a VCXO provides. The described circuit replaces two expensive monolithic VCXO and crystal oscillators at a fraction of their cost and provides much higher quality output signals than the monolithic solutions can generate, especially at the control limits of the VCXO (±100% deviation). The circuit generates signals with higher stability, much lower jitter, lower operating voltage (3.3 versus 5V) and a wider VCXO pull range than comparable monolithic approaches at less than one-third of their cost.

You can use the circuit in a wide variety of applications; the indicated component values make it a perfect fit for a digital audio/video system, such as a digital video recorder, digital camera, or set-top box. The circuit is well-suited to single-chip, media-processing applications that require adjustability, low cost, and low-jitter performance, such as systems based on Equator’s (www.equator.com) broadband-signal processors. These types of systems generally require a fixed frequency, such as 25 or 33 MHz, for the processor subsystem (Ethernet, PCI bus, for example) and an adjustable 27-MHz reference clock for the audio/video reference subsystem. A PLL system generally controls the 27-MHz reference clock. (This PLL is usually implemented in software with PWM outputs from the microprocessor controlling the 27-MHz clock’s deviation.) This approach guarantees a correct synchronization of the audio and the video data streams to each other and the broadcast source. The clock requires ±50-ppm adjustability, and the circuit in Figure 1 provides more than ±70 ppm. The circuit suits high-volume manufacturing, the highest quality signal (lowest jitter), and the lowest production cost.

The design incorporates several novel circuit features, such as both overtone- and harmonic-crystal operation, use of inexpensive voltage-controlled capacitors (varactor diodes), a single 3.3V power-supply operating voltage, and a selectable 50%-duty-cycle, 27-MHz-operation, fixed-frequency mode. The fixed-frequency mode allows operation at 27 MHz without the PLL-PWM circuit’s having to provide a 50% duty cycle, potentially freeing up hardware and software resources in the microprocessor that usually generates the PWM signal. This mode is usually invoked when the audio/video signals are generated internal-
This circuit, ideal for A/V applications, generates two high-quality clock-reference signals.

The input side of inverter IC2A. Connecting it to the input side of IC2A could potentially create a resonant RC circuit with resistor R1 and capacitor C2 acting as the RC components. This circuit could oscillate at less than 1 kHz, a frequency at which L1 would effectively be a short circuit, and crystal Y1 would be an open circuit. Placing C1 and L1 on the output side of IC2A prevents this spurious-oscillation mode.

By tuning L1 and C1, you can adjust the circuit to oscillate at a frequency higher than the third overtone. Oscillation at the third, seventh, or even ninth overtone is possible and is limited only by the performance of IC2A and the parasitic capacitance. The 32-MHz PCI reference-clock output also serves as a 50%-duty-cycle reference for the VCXO when the VCXO is operating in its fixed-frequency, 27-MHz mode. Multiplexer IC2 selects either this 32-MHz, 50% PWM signal, and the cascaded RC filter comprising R5, R6, C5, and C6 thus form a highly accurate D/A converter.

The circuit includes IC1, a 32-MHz, PCI-based fixed-frequency reference clock; IC2, a PWM multiplexer; and IC3, a 27-MHz VCXO clock. A Fox (www.foxonline.com) 32-MHz, third-overtone crystal serves to generate both the PCI reference clock and the 50%-duty-cycle reference for the fixed-frequency mode. A third-overtone, 32-MHz part is less expensive and more mechanically robust than a 33-MHz, fundamental-mode crystal at the expense of running the PCI clock slightly slower. The tank circuit crystal serves to generate both the PCI reference clock and the 50%-duty-cycle reference for the VCXO when the VCXO is operating in its fixed-frequency, 27-MHz mode. Multiplexer IC2 selects either this 32-MHz, 50% PWM clock signal or the PWM clock signal from a PLL phase comparator (usually implemented in the microprocessor and not shown in the schematic) to set the VCXO to its fixed-frequency mode. The advantage of using the PCI clock for this feature is that traditional circuits would have to generate an analog one-half-VDD voltage and use an analog multiplexer to set the VCXO at its nominal frequency. Thus, this design avoids the necessity of using accurate and expensive analog circuitry and also generates a reference signal with much higher immunity to temperature, for example, than analog approaches could provide.

Digital multiplexer IC2 forwards one of two PWM signals to the VCXO based on the state of the fixed-versus-VCXO selected input signal. The PWM-input signal serves as the PWM reference input to the VCXO if the select pin is high, and the design uses the 50%-duty-cycle PWM signal from the PCI clock circuit if the select pin is low. The design uses a 74LVCO chip as a multiplexer because of its ready availability and low cost. IC2 buffers the PWM signal, and the cascaded RC filter comprising R5, R6, C5, and C6 then low-pass-filters the signal. The analog-voltage stability of the VCXO control voltage at the output of this RC filter depends on the quality of the VDD supply to IC2C. IC2 receives its 3.3V power through an RC filter comprising R9, C9, and L1.

Figure 1

This circuit, ideal for A/V applications, generates two high-quality clock-reference signals.
The VCXO’s lowpass filter uses a cascaded design, because stray 32-MHz noise could pass across the small parasitic capacitance inherent in R8 into the analog VCXO-control voltage. Cascading also has the advantage of filtering noise with 12 dB of attenuation per octave for frequencies greater than 5 kHz, thus creating a noise-free VCXO control voltage. The 27-MHz audio/video VCXO circuit uses a fundamental-mode crystal that varactor diodes D1 and D2 load with adjustable capacitance. These back-biased diodes’ junction capacitance depends highly on the bias voltage. Larger bias voltages lower their capacitance, thus lowering the load across the crystal and increasing its oscillation frequency. Diodes D1 and D2 find use in many tuners and are widely available. Capacitors C6 and C7 again function as dc blockers.

The adjustment range of the VCXO is approximately 27 MHz±2 kHz, which calculates to approximately ±74 ppm. The circuit is stable with very low jitter throughout its entire 0 to 100% VCXO-adjustment range. You can use the VCXO subcircuit by itself to generate a spread-spectrum clock for EMI compliance. You drive the VCXO voltage or PWM duty cycle from 0V (0%) to 3.3V (100%) with a triangular-shaped drive signal. The frequency of the triangular wave must be below the PWM RC filter’s cutoff frequency of 24 Hz to be effective. The oscillator circuit’s jitter depends on the power-supply quality of IC1, IC2, and IC3 and on the noise inside these chips. To avoid crosstalk between 32 MHz and 27 MHz, the design uses two chips. Implementing buffers IC1B and IC3B with separate chips, thus separating the power-supply loading from the sensitive buffers, IC1A and IC3A, could further reduce jitter. With independent clock buffers and a low-noise power supply, this circuit has exhibited a maximum cycle-to-cycle jitter of less than the 60-psec limitation of the HP54720D oscilloscope that measures it. This figure better the jitter characteristics of popular crystal oscillators and VCXO chips available for consumer applications. It also does not suffer from unstable operation at its adjustment margins (operating at ±100% deviation), as designers commonly encounter with monolithic components. Another added benefit is that it achieves its ±74-ppm adjustment range with only a single 3.3V power supply, whereas monolithic approaches usually require a 5V power supply and control voltage. Finally, it offers all this performance at a total price of less than $1.40 in large quantities by using only commonly available, off-the-shelf components. This figure compares to $3 to $6 parts cost with monolithic approaches.