Some RISC controllers, like the NEC V850 family, use an internal 32-bit architecture with an external 16-bit bus. The architecture also allows interfaces with 8-bit memories. However, with 8-bit memories, accesses to and from odd locations automatically access the higher-order byte. Thus, you would need external transceivers to access both even and odd locations. However, you can "trick" the processor and thereby save the space and cost associated with the external transceivers. Like everything else in life, the method doesn't come free—the price you pay is execution time.

The idea (Figure 1) is fairly simple: Connect the memory data bus to the least-significant bit (D0 to D7) of the μC. Then, connect the memory-address bus to the μC without using A0, so that the memory never sees an odd address. Thus, addressing the memory generates only even addresses. At first glance, the method might seem wasteful, because the memory occupies twice the space it needs, but with large memory spaces available (the V850 family can address as much as 16 Mbytes), the wastage should not present a problem. As an example, suppose register r2 contains the following data that you should store in a 1k×8 memory, starting at address 0x100:

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x100</td>
<td>00</td>
</tr>
</tbody>
</table>

After storing is complete, the memory resembles the following:

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x100</td>
<td>00</td>
</tr>
</tbody>
</table>

Listing 1—Sample Program to Arrange Storage Operation

```
st.b r2,0[r1]; 00 --> 0x100
shr 8,r2 ; shift 10 into the least significant byte
st.b r2;4[r1]; 10 --> 0x101
shr 8,r2 ; shift 20 into the least significant byte
st.b r2;6[r1]; 20 --> 0x102
shr 8,r2 ; shift 30 into the least significant byte
st.b r2,6[r1]; 30 --> 0x103
```

To Vote For This Design,
Circle No. 328
Although rechargeable, sealed lead-acid cells are uncommon in portable applications, they are a good choice for standby applications, such as emergency lighting and burglar alarms. A key advantage to using these batteries is that you can determine the amount of remaining charge by measuring the open-circuit voltage. This technique is invalid for NiCd or NiMH cells. Figure 1 shows the relationship between the amount of remaining charge versus the open-circuit battery voltage. This curve is accurate to approximately 10%, provided that you have not charged or discharged the battery for at least 24 hours. A simple circuit measures the open-circuit voltage, such as the expanded-scale voltmeter circuit in Figure 2, which follows the curve in Figure 1.

Sealed lead-acid batteries are available in several sizes, from a single D size (2.5 Ahr) to multicell rectangular battery packs. These cells can provide high output currents and years of reliable backup power. Other desirable features include relatively simple charge requirements and low self-discharge. The low self-discharge and ease of determining the remaining charge make sealed lead-acid batteries an ideal choice for flashlights and portable lighting. The low self-discharge, which is approximately 5% per month at 25°C, means that a rechargeable flashlight using sealed lead-acid cells will still have usable

![Figure 1](image1.png)

The curve of remaining charge versus open-circuit battery voltage for a sealed lead-acid battery is accurate to approximately 10%, if you haven’t charged or discharged the battery for at least 24 hours.

![Figure 2](image2.png)

To measure a sealed lead-acid battery’s open-circuit voltage, an expanded-scale voltmeter circuit uses an op amp and reference to provide the necessary gain and offset to drive an analog or digital-panel meter, or optionally an ADC.

**NOTES:**
- USE 1% RESISTORS FOR STABILITY.
- FOR R₁, SELECT A 16.2-kΩ RESISTOR THAT MEASURES HIGH.
- THE VALUE OF R₅ VARIES WITH DIFFERENT METER MOVEMENTS.
- WHEN USING THE OPTIONAL ADC OUTPUT CIRCUIT, CHANGE R₄ TO 600 kΩ.

For more information, see the reference circuit diagram in Figure 2.
capacity of approximately 30% after one year of inactivity. NiCd and NiMH cells lose approximately 30% of their charge per month. A flashlight using NiCd cells requires a trickle charge when not in use to ensure reliable power when necessary. Without trickle charging, NiCd cells will completely discharge after three to four months of inactivity.

With the range switch in Figure 1 in the one-cell position, the panel meter doesn’t move until the input voltage exceeds 1.930V. Full scale corresponds to an input voltage of 2.130V. The op amp and reference provide the gain and offset for driving a digital panel meter, an ADC, or an analog meter with the meter scale calibrated from 0 to 100% of remaining charge. A rotary switch allows you to use the meter circuit with multicell battery packs containing one to six cells. You can measure other cell quantities by selecting the appropriate resistor divider values.

The circuit configures the op-amp section of IC1, which also includes an unused comparator, as an inverting gain-of-five amplifier. This configuration produces a 1.000V change at the output for a 200-mV change at the input. The negative terminal of the battery connects to the op amp’s inverting input resistor. To accomplish the 1.930V offset, IC1’s internal 1.200V reference, Rd, and R5 generate a current that flows into the op amp’s summing node (Pin 2). The op-amp output drives a standard 50-μA analog panel meter with a scale from 0 to 100%. You can also use a 1V full-scale digital panel meter or an ADC (Figure 2). The 8-bit ADC, IC2, uses the 1.2V reference voltage of IC1 for the ADC reference, giving a full-scale output (8 bits) for a 1.2V input. If you use the ADC, the op amp’s gain must increase from 5 to 6 to provide an output of 1.2V from the op amp for a 200-mV change at the input. To make this change, you simply increase the value of Rd to 600 kΩ. You can also use analog meters ranging from 100 μA to 1 mA, if you reduce the values of Rd and R5.

Calibrating the circuit requires an adjustable voltage source, preferably with coarse and fine voltage adjustment and a digital voltmeter. With three AA cells for power and the range switch in the one-cell position, apply a precise –2.130V to the input at point A. Connect a DVM to the op amp output (Pin 1) and adjust Rd for a 1.000V reading on the DVM. Next, adjust Rd for a full-scale reading, 100%, on the analog meter. Decreasing the voltage source by 100 mV to –2.030V should drop the DVM reading to 500 mV and drop the analog meter to midscale, or 50%. Dropping the voltage source an additional 100 mV to –1.930V results in a DVM reading near 0V and a corresponding meter indication of 0%. Because of minor resistor and offset-voltage errors, the output may not exactly equal 0V, but may be a few mV positive.

For this application, this value is more than adequate. Resistor values of 1% provide the best accuracy and stability, but you can use a standard 16.2-kΩ 10% resistor that measures approximately 100Ω high for Rd. You can use Table 1 to verify other ranges.

The circuit does not require a power switch because the op-amp section of the circuit draws extremely low quiescent current (12 μA). Battery life should equal the shelf life of the battery, which is several years. The op amp’s input also includes overvoltage and reverse-voltage protection. (DI #2359)

<table>
<thead>
<tr>
<th>Number of cells</th>
<th>Nominal voltage (V)</th>
<th>0%</th>
<th>50%</th>
<th>100%</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>1.93</td>
<td>2.03</td>
<td>2.13</td>
</tr>
<tr>
<td>3</td>
<td>6</td>
<td>5.79</td>
<td>6.09</td>
<td>6.39</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>7.72</td>
<td>8.12</td>
<td>8.52</td>
</tr>
<tr>
<td>6</td>
<td>12</td>
<td>11.58</td>
<td>12.18</td>
<td>12.78</td>
</tr>
</tbody>
</table>

To Vote For This Design, Circle No. 329

Use derivatives to catch RF calibration errors

Steven C Hageman, Hewlett-Packard Co, Santa Rosa, CA

Many RF-system calibrations involve checking for minimum power available or removing system offsets. One example is the checking of an RF source’s output power. The system specifications may call for a minimum source power minus any cabling power loss, but a typical source may be able to provide more power than the manufacturer specifies as the minimum. To minimize the system cost, it is best to set the test-line limit to the minimum power plus a suitable instrumentation uncertainty (Reference 1).

This simplistic test may not catch all of the possible system problems. Loose RF connections or bad cables may result in power holes. Although these power holes may not always be deep enough to drop the power below the specified minimum test limit, no one wants to ship a system with a loose RF connection, or worse. Trained personnel may catch such a problem if they view it graphically, but this sort of test is very hard to quantify.

A better way to detect problems is to differentiate the data and place limits on the data’s rate of change. This method is a surefire way to test for system problems that don’t show up in the minimum...
power test. You can apply this technique to a large class of RF test and calibration issues, primarily the removal of system offsets during calibration.

Many systems function properly with large offsets because calibration removes these offsets. However, the data usually has typical mismatch ripple effects over frequency, which cause the offset value to change as the frequency changes. If the offset ripple is too great or changes with frequency at a large rate, the stability of the calibration may be in jeopardy; a small change in the location of the ripple frequency may cause a large change in calibration offset data. By looking at the derivative data of the calibration, you can view the rate of change of the offset. When the rate of change reaches a certain level, the test alerts you, thereby the test is less subjective.

Assuming that your test is computer-controlled, you should be able to easily access the test data. You can apply the forward difference equation to the test data to find the first derivative on a point-by-point basis:

$$F'(x) = \frac{F(x + \Delta x) - F(x)}{\Delta x}$$

Figure 1a shows the results of a successful minimum-power test. The power is well above the $-2$-dBm limit and is well-behaved. The derivative data is also small. Figure 1b shows the same system when a connector is loose. In this case, the minimum power data is above the specification but is not well-behaved; in fact, a power hole appears. The power hole does not cause a failure in the minimum specified power, but remains a cause for concern for three reasons:

- a power hole results when a system problem in unstable with time, temperature, or shipping;
- as the loose connection moves, the null frequency may move in frequency, rendering subsequent calibrations useless;
- only a trained eye can determine from the plot that there is a failure.

You cannot determine the failure by simply looking at a pass/fail result. However, the derivative data from the power hole can generate a hard-fail indication.

The derivative of the data in Figure 1b is 10 times the derivative data in Figure 1a. If you set the pass/fail criteria for the derivative data at 5 dB/Δx, the data from Figure 1a easily passes, and the data from Figure 1b fails.

You can use a small statistical base of measurements on different systems to set a qualified, statistical three-sigma limit on the derivative data. Using the derivative data limits and the minimum power limits together will eliminate any chance of shipping an improperly functioning system to a customer. (DI #2360)

Reference

To Vote For This Design, Circle No. 330

Figure 1

In a well-behaved system (a), both the power data and its derivative are above the $-2$-dBm level. Tests of the same system with a loose connector (b) show that the power curve still doesn’t dip below $-2$ dBm, but the derivative data indicates the existence of a power hole.
The traditional frequency multiplier requires many elements: a phase comparator to detect the phase error between the input and the output signals, a lowpass filter to convert the phase error to a dc control signal, a VCO to generate the output, and a divider to set up the multiple ratio. The circuit in Figure 1 uses a different approach to multiply frequency with a programmable multiple ratio from 1 to 7 (Table 1). Because the circuit is edge-triggered, the 50% output duty cycle is independent of the duty cycle of the input waveform. Test results show that the output frequency-range is

```
LISTING 1—FREQUENCY-MULTIPLIER CODE

.include "1200def.inc"
.device AT90S1200

.def cnt = r16
.def temp_1 = r17
.def temp_2 = r18
.def temp_3 = r19
.def temp_4 = r20
.def temp_5 = r21
.def temp_6 = r22
.def number = r23
.def pulse = r24
.def delay_1 = r25
.def delay_2 = r26
.def cnt_1 = r27
.def cnt_2 = r28

reset:
    rjmp init

int:
in temp_4, PINB read input
andi temp_4, $07
mov temp_5, temp_4
mov temp_6, temp_4
lsl temp_5
lshr temp_6
ldi temp_2, $0
cp number, temp_4
brne next_1
ldi temp_2, $1
next_1:
    dec temp_2
    breq next_2
    out PORTD, pulse
    inc pulse
next_2:
    cp number, temp_4
    brl dec_cnt
    cp number, temp_5
    brl inc_cnt
    sec
    rol cnt_1
    rol cnt_2
    brcc int_out

    ; cnt_overflow
    ldi cnt_1, $ff
    ldi cnt_2, $ff
    rjmp int_out

inc_cnt:
    add cnt_2, temp_3
    breq inc_1
    add cnt_1, cnt_2
    brcc inc_2
    breq cnt_overflow
inc_1:
    inc cnt_1
    brne int_out
    inc cnt_2
    breq cnt_overflow
    rjmp int_out

dec_cnt:
```

<table>
<thead>
<tr>
<th>cm number, temp_e</th>
</tr>
</thead>
<tbody>
<tr>
<td>brlo half_cnt $1</td>
</tr>
<tr>
<td>add cnt_2, temp_3</td>
</tr>
<tr>
<td>breq dec_1</td>
</tr>
<tr>
<td>sub cnt_1, cnt_2</td>
</tr>
<tr>
<td>breq dec_1</td>
</tr>
<tr>
<td>subl cnt_2, $1</td>
</tr>
<tr>
<td>brcc cnt_underflow</td>
</tr>
</tbody>
</table>
| dec_1:
| subcnt_1, $1    |
| breq cnt_out    |
| subl cnt_2, $1  |
| brcc int_out    |
| cnt_underflow:
| ldi cnt_1, $1   |
| ldi cnt_2, $0   |
| int_out:
| ldi cnt_1, $0   |
| ldi cnt_2, $0   |
| rjmp loop_1     |
| half_cnt:
| clc              |
| rocl cnt_2      |
| rocr cnt_1      |
| rjmp int_out    |
| init:
| ser temp_1      |
| out PORTB, temp_1|
| out PORTD, temp_1|
| ldi temp_1, $0  |
| out DDRB, temp_1|
| ldi temp_1, temp_1|
| out DDRB, temp_1|
| ldi delay_1, $ff|
| ldi delay_2, $ff|
| ldi temp_1, $40|
| out GIMSK, temp_1|
| ldi temp_1, $3  |
| out MCUSR, temp_1|
| ldi pulse, $0   |
| ldi number, $0  |
| ldi temp_3, $0  |
| in temp_4, PINB |
| andi temp_4, $07|
| mov temp_5, temp_4|
| mov temp_6, temp_4|
| mov temp_5, cnt_3|
| lsl temp_6      |
| lshr temp_6     |

loop_1:
    sei
    endless loop
    mov delay_1, cnt_1
    mov delay_2, cnt_2

loop_2:
    subl delay_1, $1
    breq loop_2
    subl delay_2, $1
    breq loop_2
    cli
    out PORTD, pulse send output
    inc pulse
    sbors pulse, $0
    inc number
    rjmp loop_1
```

Yongping Xia, Teldata Inc, Los Angeles, CA
Starting up oscillator circuits and getting them to maintain oscillation in a Spice simulation is difficult. Some high-frequency crystal circuits require days for the oscillation to reach steady state. Thus, most designers separate the crystal’s circuit simulation from the rest of the system design. How-

The AT90S1200 is a low-cost, high-speed µC, and most instructions need only one clock cycle. With a 12-MHz clock, these instructions take 83.3 nsec. This number places the high limit on the input frequency because software performs all functions. The program in Listing 1 includes an endless loop to generate a square-wave output. The frequency of the output depends on the value of a 16-bit delay register that comprises two 8-bit registers: dly_1 and dly_2. The delay function is a countdown loop until it reaches zero. The larger the number in the delay register, the longer the delay time. The functions of the endless loop and the delay register are analogous to a VCO.

The AT90S1200 has an 8-bit counter whose input is the output signal. Because this counter is an up counter, the programmable multiple ratio loads into the counter in the 2’s complement format. For instance, if the multiply ratio is four, the software loads that counter with 0xfc. Because the initial value of the counter is 0xfc, four output pulses cause the counter to overflow, which generates an interrupt. The function of this counter is analogous to the divider in a traditional frequency multiplier.

Every rising edge of the input signal also generates an interrupt. The interrupt subroutine must identify the events that trigger the interrupts. If the input causes the interrupt, the frequency of the output is too low. If the counter triggers the interrupt, the output frequency is too high. In both situations, the software must adjust the value of the delay register accordingly. The interruption subroutine is analogous to a phase comparator.

Listing 1 is available for downloading from EDN’s Web site, www.ednmag.com. Click on “Search Databases” and then enter the Software Center to download the file DI #2362.

---

**TABLE 1—FREQUENCY-MULTIPLIER SETTINGS**

<table>
<thead>
<tr>
<th>D2</th>
<th>D1</th>
<th>D0</th>
<th>Output frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>x2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>x3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x4</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>x5</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>x6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>x7</td>
</tr>
</tbody>
</table>

---

**LISTING 1—SPICE NETLIST**

```
L1.xtalx1 1 9.076mH
C1.xtalout 3 13.613H
R1 1 2 25
Vsin 2 3 sin(0 0.7k 14.310Meg 0.1n 8e+6 0)
```
ever, a technique that gives a "kick" to an RLC equivalent circuit solves this problem. This method makes sure the simulation starts fast and quickly reaches the steady state.

**Figure 1a** shows the equivalent RLC circuit of a quartz crystal. Most clock chips, such as Cypress Semiconductor's (www.cypress.com) CY227x and CY228x families, have a crystal circuit similar to **Figure 1b**. The circuit comprises the crystal, an inverter/gain block, and a feedback network.

Conventionally, Spice uses an initial condition for the RLC resonator, such as setting the inductor initial current to a certain value, to start the simulation. The reference frequency of the most common clock chips is 14.1318 MHz. The simulation takes at least a day to reach constant oscillation amplitude because high-Q resonators require long periods of time to reach a certain energy level.

The key to quickly starting this type of oscillator is giving a kick to the RLC equivalent circuit in the form of a high-voltage damped sinusoid that ultimately fades away. The frequency of this excitation is the expected frequency of the resonator. The source looks like a short circuit in the RLC circuit and does not alter any of the circuit's dc-bias conditions. **Figure 2** shows the simulation input/output waveforms, and **Figure 3** shows the excited sinusoidal voltage. The excited voltage is in the kV range because the voltages across L1 and C1 are in kV range when the LC tank is oscillating.

For a 14.318-MHz crystal, the equivalent circuit has Co=4 pF, C1=13.613 pF, L1=9.076 mH, and R1=25 Ω. The excited voltage source is a simple Spice sinusoidal voltage source, Vsin in **Listing 1**. The Vsin statement includes the damping factor. (DI#2357)

---

**Figure 1a**

**Figure 1b**

**Figure 2**

**Figure 3**

To Vote For This Design, Circle No. 332