When a circuit uses two clock domains, the scan design involves two scan chains, one for each clock domain.