A double AND-gate segment of combinatorial logic (a) and the same AND-gate logic with one input of the first AND gate tied low (b) show the value of tying off ports to reduce synthesized logic. This technique effectively eliminates both logic gates.