Notch filter autotunes for audio applications

John R. Ambrose, Mixed Signal Integration, San Jose, CA

Tracking notch filters find use in harmonic-distortion analyzers; they also can remove heterodyne noise from ham-radio systems. A conventional tracking switched-capacitor notch filter relies on a bandpass filter, a voltage-to-frequency converter, and a notch filter to track the incoming signal and remove undesired tones. The bandpass filter in these circuits sometimes adjusts to the wrong frequency, meaning that the undesired tone would have no attenuation.

The circuit in this Design Idea uses IC₁, a 74HC4046 PLL (phase-locked-loop) IC, which operates as fast as 1 MHz, to improve the noise immunity of the system (Figure 1). IC₂, an RDD104 IC from LSI Computer Systems Inc (www.lsicsi.com), provides a 1000-to-1 divider in an eight-pin package. IC₃, Mixed Signal Integration’s (www.mix-sig.com) MSHN5 1000-to-1 clock-to-corner switched-capacitor highpass/notch filter, comes in an eight-pin package.

You feed IC₁’s VCO (voltage-controlled oscillator) output into the clock input of IC₂. IC₂ can perform 10-, 100-, 1000-, and 10,000-to-1 divisions using the DIV1 and DIV2 pins. You tie the output of RDD104 to the COIN of IC₁. By using IC₁’s EX/OR phase comparator, you can improve noise immunity. You apply the input signal to both IC₁ and the input of IC₂, whose clock you derive from the CLKOUT pin of IC₂.

The MSHN5, IC₃, contains both selectable highpass filters and selectable

![Figure 1 This audio notch-filter circuit uses a PLL to improve noise immunity.](image)
Image-capture system uses USB and LabView

Chien-Hung Chen and Po-Jui Chen, National Applied Research Laboratories, Hsinchu, Taiwan

Capturing and processing graphical images requires manipulating data into a form that you can use. This Design Idea describes an imaging system using a USB (Universal Serial Bus) image-capturing system that uses OmniVision's (www.ovt.com) 640×480-pixel, 8-bit-color OV7660 image sensor. The CY7C68013A-128AXC from Cypress Semiconductor (www.cypress.com) provides a USB interface between a PC and the image sensor (Figure 1). The control software is written in LabView from National Instruments (www.ni.com/labview).

To avoid losing data from the image sensor, the system employs a data buffer in the image-processing algorithm. The buffer uses system memory for data storage. The queue ensures that the system will not lose data regardless of how much time it takes to process each row in an image. This technique is useful in measurement systems in which the speed of data acquisition and data processing may differ.

Figure 2 shows the programming flow chart. After the system starts, you must set the driver to NI-VISA (Virtual Instrument Software Architecture), a software layer that provides a common programming interface across many types of measurement instruments and software drivers. Once you set the driver, you can initiate the USB device. LabView provides a driver wizard that helps you to build drivers. The LabView code for this graphic-system design can easily implant USB data transmission and its applications. You can download the LabView code from the online version of this Design Idea at www.edn.com/100624dia.

After initializing the USB device, the software allocates system memory in a FIFO (first-in/first out) configuration to become the data buffer. A memory endpoint sets the input buffer's size to 4 kbytes. The software then reads the image in rows and stores data from the sensor in the buffer memory. After reading the data from the buffer, the system image uses two threads to process the data.

Figure 3, available with the online version of this Design Idea at www.edn.com/100624dia, shows the LabView programming diagram for USB data transmission. The program includes for-loop procedures for storing the image in the buffer memory, reading and processing image data, and performing state checking.
The main processing algorithm obtains and displays red, green, and blue data of each pixel. Figure 4, available with the online version of this Design Idea at www.edn.com/100624dia, shows the test result. The element in the buffer shows that the system processed 614,400 pixels. The actual amount will vary based on the PC’s performance. A powerful PC can smoothly run this program, whereas a weak PC will cause the data to accumulate in the buffer.

Low-cost RF synthesizer uses generic ICs
James B Wood, Inovonics Inc, Felton, CA

You can design a hardware-based frequency synthesizer with one inexpensive IC and a few passive components. Such synthesizer chips are not always available, however, because they are typically single-sourced and are not in stock with parts distributors. The need for a working circuit in a short time and using common parts prompted the creation of the circuit in this Design Idea. The synthesizer covers the US commercial AM (amplitude-modulation) broadcast band. It tunes in 10-kHz steps from 500 to 1800 kHz, but you can scale the frequencies for other applications.

The PLL (phase-locked loop) time base is a 100-kHz, tuning-fork-cut crystal of the same size as those in wrist watches. Using a more common crystal requires some extra parts to scale the frequency. Note that if you attempt to use one of these tiny crystals with a CMOS-gate oscillator circuit, however, the circuit will either fail to start or exhibit visible jitter.

You use IC4A, one-half of a 74HC390 dual decade-divider IC, to divide the 100-kHz reference into the 10-kHz frequency that the PLL uses. This 10-kHz square wave feeds one input of the phase comparator, IC3, and drives a voltage-tripler circuit comprising D12 through D15. This tripler creates approximately 12V and obviates the need for a second higher-voltage power rail. You need the 12V to bias the VCO’s varactor diode to the top of its tuning range.

The synthesizer covers the US commercial AM (amplitude-modulation) broadcast band. It tunes in 10-kHz steps from 500 to 1800 kHz, but you can scale the frequencies for other applications.

The PLL (phase-locked loop) time base is a 100-kHz, tuning-fork-cut crystal of the same size as those in wrist watches. Using a more common crystal requires some extra parts to scale the frequency. Note that if you attempt to use one of these tiny crystals with a CMOS-gate oscillator circuit, however, the circuit will either fail to start or exhibit visible jitter. A discrete-transistor Franklin oscillator, such as the one comprising Q3 and Q4, works better (Figure 1). This circuit also works well in the VCO (voltage-controlled-oscillator) portion of the synthesizer.

You use IC4A, one-half of a 74HC390 dual decade-divider IC, to divide the 100-kHz reference into the 10-kHz frequency that the PLL uses. This 10-kHz square wave feeds one input of the phase comparator, IC3, and drives a voltage-tripler circuit comprising D12 through D15. This tripler creates approximately 12V and obviates the need for a second higher-voltage power rail. You need the 12V to bias the VCO’s varactor diode to the top of its tuning range.

The VCO, comprising Q1 and Q2, runs at twice the desired output frequency. Varactor diode D1 and inductor L1 provide a tunable tank circuit. Any varactor for AM-radio tuning should

You can design a hardware-based frequency synthesizer with one inexpensive IC and a few passive components. Such synthesizer chips are not always available, however, because they are typically single-sourced and are not in stock with parts distributors. The need for a working circuit in a short time and using common parts prompted the creation of the circuit in this Design Idea. The synthesizer covers the US commercial AM (amplitude-modulation) broadcast band. It tunes in 10-kHz steps from 500 to 1800 kHz, but you can scale the frequencies for other applications.

The PLL (phase-locked loop) time base is a 100-kHz, tuning-fork-cut crystal of the same size as those in wrist watches. Using a more common crystal requires some extra parts to scale the frequency. Note that if you attempt to use one of these tiny crystals with a CMOS-gate oscillator circuit, however, the circuit will either fail to start or exhibit visible jitter. A discrete-transistor Franklin oscillator, such as the one comprising Q3 and Q4, works better (Figure 1). This circuit also works well in the VCO (voltage-controlled-oscillator) portion of the synthesizer.

You use IC4A, one-half of a 74HC390 dual decade-divider IC, to divide the 100-kHz reference into the 10-kHz frequency that the PLL uses. This 10-kHz square wave feeds one input of the phase comparator, IC3, and drives a voltage-tripler circuit comprising D12 through D15. This tripler creates approximately 12V and obviates the need for a second higher-voltage power rail. You need the 12V to bias the VCO’s varactor diode to the top of its tuning range.

The VCO, comprising Q1 and Q2, runs at twice the desired output frequency. Varactor diode D1 and inductor L1 provide a tunable tank circuit. Any varactor for AM-radio tuning should

You can design a hardware-based frequency synthesizer with one inexpensive IC and a few passive components. Such synthesizer chips are not always available, however, because they are typically single-sourced and are not in stock with parts distributors. The need for a working circuit in a short time and using common parts prompted the creation of the circuit in this Design Idea. The synthesizer covers the US commercial AM (amplitude-modulation) broadcast band. It tunes in 10-kHz steps from 500 to 1800 kHz, but you can scale the frequencies for other applications.

The PLL (phase-locked loop) time base is a 100-kHz, tuning-fork-cut crystal of the same size as those in wrist watches. Using a more common crystal requires some extra parts to scale the frequency. Note that if you attempt to use one of these tiny crystals with a CMOS-gate oscillator circuit, however, the circuit will either fail to start or exhibit visible jitter. A discrete-transistor Franklin oscillator, such as the one comprising Q3 and Q4, works better (Figure 1). This circuit also works well in the VCO (voltage-controlled-oscillator) portion of the synthesizer.

You use IC4A, one-half of a 74HC390 dual decade-divider IC, to divide the 100-kHz reference into the 10-kHz frequency that the PLL uses. This 10-kHz square wave feeds one input of the phase comparator, IC3, and drives a voltage-tripler circuit comprising D12 through D15. This tripler creates approximately 12V and obviates the need for a second higher-voltage power rail. You need the 12V to bias the VCO’s varactor diode to the top of its tuning range.

The VCO, comprising Q1 and Q2, runs at twice the desired output frequency. Varactor diode D1 and inductor L1 provide a tunable tank circuit. Any varactor for AM-radio tuning should
You can build a matrix of RGB (red/green/blue) LEDs using a simple and inexpensive circuit comprising the control logic and driver circuit in Figure 1 and some LEDs (Figure 2). The center RGB LED is the first to come on, after which each sequential LED in the 8×8-LED matrix follows. This process gives the appearance that the display is alive and moving outward. This sequence repeats, producing a rainbow effect of colors.

To set the synthesizer frequency, you first calculate the required divisor. For a 1140-kHz output, you must divide the VCO by 114 to equal the PLL’s frequency of 10 kHz. You can close the DIP switches in S2—in this case, switches 64, 32, 16, and 2—so that the numbers add up to the divisor: 114.

The PLL comparator is a three-state phase and frequency detector (Reference 1, in the online version of this Design idea at www.edn.com/100624dib). When the divided VCO frequency is greater than 10 kHz, the Q output of IC3B goes high and the Q output of IC3A pulses at a 10-kHz rate. This action turns on Q6, back-biasing D16 to create a high-impedance state with respect to the 12V supply. Loop-filter capacitor C2 then discharges through R15 and Q5. When the divided VCO is lower than the loop frequency, the Q output of IC3A goes low, turning off Q5 and creating a high-impedance state with respect to ground. Q6 now pulses on and off, allowing C2 to charge through D15 and R16. At PLL lock, Q6 is off and Q5 is on, except for a narrow “keep-alive” pulse at the loop frequency.
should be $25 to $30. You can purchase 100 5-mm RGB LEDs from eBay for a total of about $18. Be sure to use common-cathode LEDs.

This simple circuit comprises three clocks and three counters, one for each of the three LED colors. Setting each clock frequency to a different rate causes each color of each LED to appear to be random. All resistors are 0.25W, except for R₃, R₈, and R₁₄, which are 0.5W; R₄, R₉, and R₁₅, which are 1W; and R₁₀, R₁₁, and R₁₂, which are 1.5W resistors. These high-wattage resistors and the 12 NPN transistors are necessary because all LEDs in this matrix, except the center one, connect in parallel. Start by bending all of the ground leads flat and connecting

Figure 1 Three 555 timers generate clock signals, and CD4017 counters provide the drive signals for the transistors.
them together. When wiring the LEDs, begin in the center and work outward. You can then mount the LED board onto the top of the PCB (printed-circuit board). See the online version of this Design Idea at www.edn.com/100624dic for photos, a parts list, and a video of this circuit in action.

To add the finishing touches to your project, use a small picture frame and install waxed paper onto the inside of the glass. Mount the LED board ¼ to 1 in. away. The magnifying lens of the LEDs will produce a beautiful effect when they shine through the waxed paper.

**Figure 2** The LED in the center lights first, and the light then moves outward until the circuit products an 8×8-LED display.